Faculty of Science



Machine-Code Generation

Cosmin Oancea

cosmin.oancea@diku.dk

Department of Computer Science University of Copenhagen

December 2012



University of Copenhagei

Department of Computer Science

Structure of a Compiler

Programme text

Lexical analysis

Symbol sequence

Syntax analysis

Syntax tree

Type Checking

Syntax tree

Intermediate code generation

meermeatate code

- Quick Look at MIPS
- 2 Intermediate vs Machine Code
- 3 Exploiting Complex Instructions
- Machine-Code Generation in FASTO



C.Oancea: Machine CodeGen 12/2013

3 / 24

University of Copenhagen

Department of Computer Science

Symbolic Machine Language

A text-based representation of binary code:

- more readable than machine code,
- uses labels as destinations of jumps,
- allows constants as operands,
- translated to binary code by assembler and linker.



Remember MIPS?

```
.data the upcoming section is considered data,
    .text the upcoming section consists of instructions,
    .global the label following it is accessible from outside,
.asciiz "Hello" string with null terminator,
    .space n reserves n bytes of memory space,
.word w1, ..., wn reserves n words.
```

```
Mips Code Example: ra = 31, p = 29, p = 28 (heap pointer)
                                       _stop_:
           .data
                                               ori $2, $0, 10
           .word 10, -14, 30
   val:
           .asciiz "Hello!"
                                               syscall
   str:
   _heap_: .space 100000
                                       main:
                                               la
                                                     $8,
                                                          val
                                                                   # ?
           .text
                                                     $9,
                                                          4($8)
                                                                   # ?
                                               lw
           .global main
                                               addi $9, $9, 4
                                                                 # ?
           la $28, _heap_
                                                     $9, 8($8)
                                               SW
                                                                  # . . .
           jal main
                                                               #jr $31
                                               j
                                                     _stop_
```

The third element of val, i.e., 30, is set to -14 + 4 = -10.

C.Oancea: Machine CodeGen 12/2011

University of Copenhagen

Department of Computer Science

- Quick Look at MIPS
- 2 Intermediate vs Machine Code
- 3 Exploiting Complex Instructions
- 4 Machine-Code Generation in FASTO



Intermediate and Machine Code Differences

- machine code has a limited number of registers,
- usually there is no equivalent to CALL, i.e., need to implement it,
- conditional jumps usually have only one destination,
- comparisons may be separated from the jumps,
- typically RISC instructions allow only small-constant operands.

The first two issues are solved in the next two lessons.



C.Oancea: Machine CodeGen 12/2011

7 / 24

University of Copenhagen

Department of Computer Science

Two-Way Conditional Jumps



Comparisons

In many architectures the comparisons are separated from the jumps: first evaluate the comparison, and place the result in a register that can be later read by a jump instruction.

- In MIPS both = and ≠ operators can jump (beq and bne), but <
 (slt) stores the result in a general register.
- ARM and X86's arithmetic instructions set a *flag* to signal that the result is 0 or negative, or overflow, or carry, etc.
- PowerPC and Itanium have separate boolean registers.



C.Oancea: Machine CodeGen 12/2011

9 / 24

University of Copenhagen

Department of Computer Science

Constants

Typically, machine instructions restrict *constants' size* to be smaller than one machine word:

- MIPS32 uses 16 bit constants. For *larger constants*, lui is used to load a 16-bit constant into the upper half of a 32-bit register.
- ARM allows 8-bit constants, which can be positioned at any (even-bit) position of a 32-bit word.

Code generator checks if the constant value fits the restricted size:

if it fits: it generates one machine instruction (constant operand)

otherwise: use an instruction that uses a register (instead of a ct) generate a sequence of instructions that load the constant value in that register

Sometimes, the same is true for the jump label.

Demonstrating Constants

What happens with negative constants?



C.Oancea: Machine CodeGen 12/2011

11 / 24

University of Copenhagen

Department of Computer Science

- Quick Look at MIPS
- 2 Intermediate vs Machine Code
- Second Second
- 4 Machine-Code Generation in FASTO



C.Oancea: Machine CodeGen 12/2011

Exploiting Complex Instructions

Many architectures expose complex instructions that combine several operations (into one), e.g.,

- load/store instruction also involve address calculation
- arithmetic instructions that scales one argument (by shifting),
- saving/restoring multiple registers to/from memory storage,
- conditional instructions (other besides jump)

In some cases: several IL instructions \rightarrow one machine instruction. In other cases: one IL instruction \rightarrow several machine instructions, e.g., conditional jumps.



C.Oancea: Machine CodeGen 12/2011

13 / 24

University of Copenhagen

Department of Computer Science

MIPS Example

The two intermediate-code instructions:

$$t_2 := t_1 + 116$$

$$t_3 := M[t_2]$$

can be combined into one MIPS instruction (?)

if t_2 is not used anymore. Assume we mark at intermediate-instruction level, whenever a variable is used for the last time.

$$t_2 := t_1 + 116$$

$$t_3 := M[t_2^{last}]$$

This marking can be accomplished by means of *liveness* analysis.



Intermediate-Code Patterns

- Need to map each IL instruct to one or many machine instructs.
- Take advantage of complex-machine instructions via *patterns*:
 - map a sequence of IL instructs to one or many machine instructs,
 - try to match first the longer pattern, i.e., the most profitable one.
- Variables marked with *last* in the IL pattern *must* be matched with variables that are used for the last time in the IL code.
- The converse is not necessary.

$$egin{aligned} t := r_s + k \ r_t := M[t^{last}] \end{aligned} egin{aligned} ext{lw } r_t, \ k(r_s) \end{aligned}$$

t, r_s and r_t can match arbitrary IL variables, k can match any constant; big constants have already been eliminated.



C.Oancea: Machine CodeGen 12/2011

15 / 24

University of Copenhagen

Department of Computer Science

Patterns for MIPS (part 1)

$t:=r_s+k,$	lw	$r_t, k(r_s)$
$r_t := M[t^{last}]$		
$r_t := M[r_s]$	lw	$r_t, \ 0(r_s)$
$r_t := M[k]$	lw	$r_t, k(RO)$
$t:=r_s+k,$	sw	$r_t, k(r_s)$
$M[t^{last}] := r_t$		
$M[r_s] := r_t$	SW	$r_t, 0(r_s)$
$M[k] := r_t$	SW	$r_t, k(RO)$
$r_d := r_s + r_t$	add	r_d , r_s , r_t
$r_d := r_t$	add	r_d , RO, r_t
$r_d := r_s + k$	addi	r _d , r _s , k
$r_d := k$	addi	<i>r_d</i> , RO, <i>k</i>
GOTO label	j	label



Patterns for MIPS (part 2)

IF $r_s = r_t$ THEN $label_t$ ELSE $label_f$,		beq	r _s , r _t , label _t
LABEL label _f	label _f :		
IF $r_s = r_t$ THEN $label_t$ ELSE $label_f$,		bne	r _s , r _t , label _f
LABEL label _t	label _t :		
IF $r_s = r_t$ THEN $label_t$ ELSE $label_f$		beq	r_s , r_t , $label_t$
		j	label _f
IF $r_s < r_t$ THEN $label_t$ ELSE $label_f$,		slt	r_d , r_s , r_t
LABEL label _f		bne	r _d , R0, label _t
	label _f :		
IF $r_s < r_t$ THEN $label_t$ ELSE $label_f$,		slt	r_d , r_s , r_t
LABEL label _t		beq	r _d , RO, label _f
	label _t :		
IF $r_s < r_t$ THEN $label_t$ ELSE $label_f$		slt	r_d , r_s , r_t
		bne	r _d , R0, <i>label_t</i>
		j	label _f
LABEL label	label:		

C.Oancea: Machine CodeGen 12/2011

17 / 24

University of Copenhagen

Department of Computer Science

Compiling Code Sequences: Example

$$a := a + b^{last}$$
 $d := c + 8$
 $M[d^{last}] := a$
IF $a = c$ THEN $label_1$ ELSE $label_2$
LABEL $label_2$



Compiling Code Sequences

Example:

$$a:=a+b^{last}$$
 add a, a, b sw $a, 8(c)$ $M[d^{last}]:=a$ label beq $a, c, label_1$ LABEL $label_2$ $label_2:$

Two approaches:

Greedy Alg: Find the first/longest pattern matching a prefix of the IL code + translate it. Repeat on the rest of the code.

Dynamic Prg: Assign to each machine instruction a cost and find the matching that minimize the global / total cost.

C.Oancea: Machine CodeGen 12/2011

19 / 24

University of Copenhagen

Department of Computer Science

Two-Address Instructions

Some processors, e.g., X86, store the instruction's result in one of the operand registers. Handled by placing one argument in the result register and then carrying out the operation:

$r_t := r_s$	mov	r_t, r_s
$r_t := r_t + r_s$	add	r_t, r_s
$r_d := r_s + r_t$	move	r_d, r_s
	add	r_d, r_t

Register allocation can remove the extra move.



Optimizations

Can be performed at different levels:

Syntax-Tree: high-level optimization: specialization, inlining, map-reduce, etc.

Intermediate Code: machine-independent optimizations, such as redundancy elimination, or index-out-of-bounds checks.

Machine Code: machine-specific, low-level optimizations such as instruction scheduling and pre-fetching.

Optimizations at the intermediate-code level can be shared between different languages and architectures.

We talk more about optimizations next lecture and in the New Year!



C.Oancea: Machine CodeGen 12/2011

21 / 24


University of Copenhagen

Department of Computer Science

- Quick Look at MIPS
- 2 Intermediate vs Machine Code
- 3 Exploiting Complex Instructions
- Machine-Code Generation in FASTO



Fasto Arrays



Let us translate let a2 = map(f, a1), where a1,a2 : [int], and R_{a1} holds a1, R_{a2} holds a2, R_{HP} is the heap pointer.



C.Oancea: Machine CodeGen 12/2011

23 / 24

University of Copenhagen

Department of Computer Science

Example: Translation of let a2 = map(f, a1)

```
R_{a1} holds a1, R_{a2} holds a2, R_{HP} is the heap pointer, a1, a2:
                                                                                                 [int]
                                        R_{len}, O(R_{a1})
                                                                 loop<sub>beg</sub>:
                                move Ra2, RHP
                                                                                     R_{tmp}, R_i, R_{len}
len = length(a1)
                                        R_{tmp}, R_{len}, 2
                                                                             bgez R_{tmp}, loop<sub>end</sub>
                                sll
a2 = malloc(len*4)
                                                                                     R_{tmp}, O(R_{it1})
                                addi R_{tmp}, R_{tmp}, 8
                                                                             lw
    = 0
                                add R_{HP}, R_{HP}, R_{tmp}
                                                                             addi R_{it1}, R_{it1}, 4
while(i < len) {
                                        R_{len}, O(R_{a2})
                                                                             R_{tmp} = CALL f(R_{tmp})
                                SW
   tmp = f(a1[i]);
                                addi R<sub>tmp</sub>, R<sub>a2</sub>, 8
                                                                                     R_{tmp}, O(R_{it2})
   a2[i] = tmp;
                                        R_{tmp}, 4(R_{a2})
                                                                             addi R<sub>it2</sub>, R<sub>it2</sub>, 4
                                SW
                                                                             addi R_i,
                                                                                             R_i, 1
                                lw
                                        R_{it1}, 4(R_{a1})
                                                                                     loop<sub>beg</sub>
                                lw
                                        R_{it2}, 4(R_{a2})
                                move R_i, $0
                                                                 loop<sub>end</sub>:
```

Compiler.sml:

dynalloc generates code to allocate an array

ApplyRegs generates code to call a function on a list of arguments (registers)