



# Machine-Code Generation

Cosmin Oancea


cosmin.oancea@diku.dk

Department of Computer Science  
University of Copenhagen

December 2012



## Structure of a Compiler



- 1 Quick Look at MIPS
- 2 Intermediate vs Machine Code
- 3 Exploiting Complex Instructions
- 4 Machine-Code Generation in FASTO



## Symbolic Machine Language

A text-based representation of binary code:

- more readable than machine code,
- uses labels as destinations of jumps,
- allows constants as operands,
- translated to binary code by *assembler* and *linker*.



## Remember MIPS?

- .data the upcoming section is considered data,
- .text the upcoming section consists of instructions,
- .global the label following it is accessible from outside,
- .asciiz "Hello" string with null terminator,
- .space n reserves n bytes of memory space,
- .word w1, ..., wn reserves n words.

### Mips Code Example: \$ra = \$31, \$sp = \$29, \$hp = \$28 (heap pointer)

```

        .data                                _stop_:
val:    .word 10, -14, 30                    ori $2, $0, 10
str:    .asciiz "Hello!"                    syscall
_heap_: .space 100000                       main:
        .text                                la  $8,  val    # ?
        .global main                         lw  $9,  4($8)  # ?
        la $28, _heap_                       addi $9, $9, 4  # ?
        jal main                             sw  $9,  8($8)  #...
        ...                                  j   _stop_    #jr $31

```

The third element of val, i.e., 30, is set to  $-14 + 4 = -10$ .

C.Oancea: Machine CodeGen 12/2011

5 / 24

- 1 Quick Look at MIPS
- 2 Intermediate vs Machine Code
- 3 Exploiting Complex Instructions
- 4 Machine-Code Generation in FASTO



# Intermediate and Machine Code Differences

- machine code has a limited number of registers,
- usually there is no equivalent to CALL, i.e., need to implement it,
- conditional jumps usually have only one destination,
- comparisons may be separated from the jumps,
- typically RISC instructions allow only small-constant operands.

The first two issues are solved in the next two lessons.



## Two-Way Conditional Jumps

IF  $c$  THEN  $I_t$  ELSE  $I_f$  can be translated to

```
branch_if_cond   $I_t$ 
jump             $I_f$ 
```

If  $I_t$  or  $I_f$  follow right after IF-THEN-ELSE we can eliminate one jump:

```
IF  $c$  THEN  $I_t$  ELSE  $I_f$ 
 $I_t$  :
...
 $I_f$  :
```

can be translated to:

```
branch_if_not_cond   $I_f$ 
```



## Comparisons

In many architectures the comparisons are separated from the jumps: *first evaluate the comparison, and place the result in a register that can be later read by a jump instruction.*

- In MIPS both = and  $\neq$  operators can jump (beq and bne), but < (slt) stores the result in a general register.
- ARM and X86's arithmetic instructions set a *flag* to signal that the result is 0 or negative, or overflow, or carry, etc.
- PowerPC and Itanium have *separate boolean registers*.



## Constants

Typically, machine instructions restrict *constants' size* to be *smaller than one machine word*:

- MIPS32 uses 16 bit constants. For *larger constants*, lui is used to load a 16-bit constant into the *upper half of a 32-bit register*.
- ARM allows 8-bit constants, which can be positioned at any (even-bit) position of a 32-bit word.

Code generator checks if the constant value fits the restricted size:

*if it fits*: it generates one machine instruction (constant operand)

*otherwise*: use an instruction that uses a register (instead of a ct)  
generate a sequence of instructions that load the constant value in that register

Sometimes, the same is true for the jump label.



# Demonstrating Constants

## FASTO Implementation

```
fun compileExp e vtable place =  
  case e of  
    Fasto.Num (n,pos)      =>  
      if ( n < 65536 )  
      then [ Mips.LI  (place, makeConst n)                ]  
      else [ Mips.LUI (place, makeConst(n div 65536)),  
            Mips.ORI (place, place, makeConst(n mod 65536)) ]
```

What happens with negative constants?



- 1 Quick Look at MIPS
- 2 Intermediate vs Machine Code
- 3 Exploiting Complex Instructions
- 4 Machine-Code Generation in FASTO



## Exploiting Complex Instructions

Many architectures expose complex instructions that combine several operations (into one), e.g.,

- load/store instruction also involve address calculation
- arithmetic instructions that scales one argument (by shifting),
- saving/restoring multiple registers to/from memory storage,
- conditional instructions (other besides jump)

In some cases: several IL instructions  $\rightarrow$  one machine instruction.

In other cases: one IL instruction  $\rightarrow$  several machine instructions, e.g., conditional jumps.



## MIPS Example

The two intermediate-code instructions:

$$\begin{aligned} t_2 &:= t_1 + 116 \\ t_3 &:= M[t_2] \end{aligned}$$

can be combined into *one* MIPS instruction (?)

```
lw r3, 116(r1)
```

*if  $t_2$  is not used anymore.* Assume we mark at intermediate-instruction level, whenever a variable is used for the last time.

$$\begin{aligned} t_2 &:= t_1 + 116 \\ t_3 &:= M[t_2^{last}] \end{aligned}$$

This marking can be accomplished by means of *liveness* analysis.



## Intermediate-Code Patterns

- Need to map each IL instruct to one or many machine instructs.
- Take advantage of complex-machine instructions via *patterns*:
  - map a *sequence of IL instructs* to one or many machine instructs,
  - try to match first the longer pattern, i.e., the most profitable one.
- Variables marked with *last* in the IL pattern *must* be matched with variables that are used for the last time in the IL code.
- The converse is not necessary.

$t := r_s + k$	$\text{lw } r_t, k(r_s)$
$r_t := M[t^{last}]$	

$t$ ,  $r_s$  and  $r_t$  can match arbitrary IL variables,  $k$  can match any constant; big constants have already been eliminated.



## Patterns for MIPS (part 1)

$t := r_s + k,$ $r_t := M[t^{last}]$	$\text{lw } r_t, k(r_s)$
$r_t := M[r_s]$	$\text{lw } r_t, 0(r_s)$
$r_t := M[k]$	$\text{lw } r_t, k(\text{RO})$
$t := r_s + k,$ $M[t^{last}] := r_t$	$\text{sw } r_t, k(r_s)$
$M[r_s] := r_t$	$\text{sw } r_t, 0(r_s)$
$M[k] := r_t$	$\text{sw } r_t, k(\text{RO})$
$r_d := r_s + r_t$	$\text{add } r_d, r_s, r_t$
$r_d := r_t$	$\text{add } r_d, \text{RO}, r_t$
$r_d := r_s + k$	$\text{addi } r_d, r_s, k$
$r_d := k$	$\text{addi } r_d, \text{RO}, k$
$\text{GOTO } label$	$\text{j } label$





## Patterns for MIPS (part 2)

IF $r_s = r_t$ THEN $label_t$ ELSE $label_f$ , LABEL $label_f$	$label_f$ : beq $r_s, r_t, label_t$
IF $r_s = r_t$ THEN $label_t$ ELSE $label_f$ , LABEL $label_t$	$label_t$ : bne $r_s, r_t, label_f$
IF $r_s = r_t$ THEN $label_t$ ELSE $label_f$	beq $r_s, r_t, label_t$ j $label_f$
IF $r_s < r_t$ THEN $label_t$ ELSE $label_f$ , LABEL $label_f$	slt $r_d, r_s, r_t$ bne $r_d, R0, label_t$ $label_f$ :
IF $r_s < r_t$ THEN $label_t$ ELSE $label_f$ , LABEL $label_t$	slt $r_d, r_s, r_t$ beq $r_d, R0, label_f$ $label_t$ :
IF $r_s < r_t$ THEN $label_t$ ELSE $label_f$	slt $r_d, r_s, r_t$ bne $r_d, R0, label_t$ j $label_f$
LABEL $label$	$label$ :



## Compiling Code Sequences: Example

$a := a + b^{last}$

$d := c + 8$

$M[d^{last}] := a$

IF  $a = c$  THEN  $label_1$  ELSE  $label_2$

LABEL  $label_2$



# Compiling Code Sequences

Example:

$a := a + b^{last}$ $d := c + 8$ $M[d^{last}] := a$ IF $a = c$ THEN $label_1$ ELSE $label_2$ LABEL $label_2$	<code>add a, a, b</code> <code>sw a, 8(c)</code>  <code>beq a, c, label_1</code>  $label_2 :$
--	--

Two approaches:

**Greedy Alg:** Find the first/longest pattern matching a prefix of the IL code + translate it. Repeat on the rest of the code.

**Dynamic Prg:** Assign to each machine instruction a cost and find the matching that minimize the global / total cost.



## Two-Address Instructions

Some processors, e.g., X86, store the instruction's result in one of the operand registers. Handled by placing one argument in the result register and then carrying out the operation:

$r_t := r_s$	<code>mov r<sub>t</sub>, r<sub>s</sub></code>
$r_t := r_t + r_s$	<code>add r<sub>t</sub>, r<sub>s</sub></code>
$r_d := r_s + r_t$	<code>move r<sub>d</sub>, r<sub>s</sub></code> <code>add r<sub>d</sub>, r<sub>t</sub></code>

Register allocation can remove the extra move.



# Optimizations

Can be performed at different levels:

**Syntax-Tree:** high-level optimization: specialization, inlining, map-reduce, etc.

**Intermediate Code:** machine-independent optimizations, such as redundancy elimination, or index-out-of-bounds checks.

**Machine Code:** machine-specific, low-level optimizations such as instruction scheduling and pre-fetching.

Optimizations at the intermediate-code level can be shared between different languages and architectures.

We talk more about optimizations next lecture and in the New Year!




- 1 Quick Look at MIPS
- 2 Intermediate vs Machine Code
- 3 Exploiting Complex Instructions
- 4 Machine-Code Generation in FASTO




# Fasto Arrays

```
a = { {1, 2, 3},
      {4, 5}, {6} }
```




```
let a = iota(3) in
let b = replicate(4, a)
```



```
fun [int] mkArr(int a)=
  iota(a+1)
```

```
let a=iota(3) in
let b=map(mkArr,a) in..
```



Let us translate `let a2 = map(f, a1)`, where `a1, a2 : [int]`, and `Ra1` holds `a1`, `Ra2` holds `a2`, `RHP` is the heap pointer.



## Example: Translation of `let a2 = map(f, a1)`

`Ra1` holds `a1`, `Ra2` holds `a2`, `RHP` is the heap pointer, `a1, a2 : [int]`

```

len = length(a1)
a2 = malloc(len*4)
i = 0
while(i < len) {
  tmp = f(a1[i]);
  a2[i] = tmp;
}

      lw   Rlen, 0(Ra1)           loopbeg:
      move Ra2, RHP
      sll  Rtmp, Rlen, 2
      addi Rtmp, Rtmp, 8
      add  RHP, RHP, Rtmp
      sw   Rlen, 0(Ra2)
      addi Rtmp, Ra2, 8
      sw   Rtmp, 4(Ra2)
      lw   Rit1, 4(Ra1)
      lw   Rit2, 4(Ra2)
      move Ri, $0
      sub  Rtmp, Ri, Rlen
      bgez Rtmp, loopend
      lw   Rtmp, 0(Rit1)
      addi Rit1, Rit1, 4
      Rtmp = CALL f(Rtmp)
      sw   Rtmp, 0(Rit2)
      addi Rit2, Rit2, 4
      addi Ri, Ri, 1
      j    loopbeg
      loopend:
```

Compiler.sml:

`dynalloc` generates code to allocate an array

`ApplyRegs` generates code to call a function on a list of arguments (registers)

